Designed and managed teams working on SoC, ISP, DSP, ML accelerator architectures. Interests: computational photography, hardware architecture, MLIR, GPGPU, EDA System Verilog, C/C++, OpenCL, OpenGL, System C, Scala/Chisel, Python (PyTorch), Julia